Category:Verilog: Difference between revisions

Content added Content deleted

Inline

Latest revision as of 21:17, 3 December 2010

This page uses content from Wikipedia. The original article was at Verilog. The list of authors can be seen in the page history. As with Rosetta Code, the text of Wikipedia is available under the GNU FDL. (See links for details on variance)

In the semiconductor and electronic design industry, Verilog is a hardware description language (HDL) used to model electronic systems. Verilog HDL, not to be confused with VHDL, is most commonly used in the design, verification, and implementation of digital logic chips at the register transfer level (RTL) of abstraction. It is also used in the verification of analog and mixed-signal circuits.

This page is a stub. It needs more information! You can help Rosetta Code by filling it in!

Subcategories

This category has the following 3 subcategories, out of 3 total.

@

Verilog examples needing attention‎ (empty)
Verilog Implementations‎ (empty)
Verilog User‎ (8 P)

Pages in category "Verilog"

The following 44 pages are in this category, out of 44 total.

1

100 doors

9

99 bottles of beer

A

B

Babbage problem

C

E

F

G

H

I

Integer sequence

L

P

R

Repeat

S

T

Z

Zero to the zero power

@@ Line 1: / Line 1: @@
-{{language}}{{stub}}
+{{language|Verilog
+|LCT=no
+}}
+{{Wikipedia}}
+In the semiconductor and electronic design industry, Verilog is a hardware description language (HDL) used to model electronic systems. Verilog HDL, not to be confused with VHDL, is most commonly used in the design, verification, and implementation of digital logic chips at the register transfer level (RTL) of abstraction. It is also used in the verification of analog and mixed-signal circuits.
+{{stub}}