Revision as of 10:46, 6 March 2022 (view source) rosettacode>Vivekadi No edit summary ← Older edit		Revision as of 10:48, 6 March 2022 (view source) rosettacode>Vivekadi No edit summary Newer edit →
Line 13: {{mylang\|Tcl\|Beginner}} {{mylang\|Verilog\|Advanced}} {{mylang\|Vim Script\|Advanced}} {{mylang\|VHDL\|Advanced}} {{mylangend}}

User:Vivekadi (view source)