Anonymous user
Four bit adder: Difference between revisions
→{{header|MyHDL}}
Line 1,212:
=={{header|MyHDL}}==
To interpret and run this code you will need a recent copy of Python, and the MyHDL library from myhdl.org. Both examples integrate test code, and export Verilog and VHDL for hardware synthesis.
Verbose Code - With integrated Test Demo
| |||