Anonymous user
Talk:Four bit adder: Difference between revisions
→Motivations behind the task (and point 1 (RC domain)): lath problem
(latches) |
(→Motivations behind the task (and point 1 (RC domain)): lath problem) |
||
Line 163:
:For a latch, two nor gates with their outputs cross-wired to the other's input should be sufficient? You do need to represent their "previous state", which complicates things, but I do not think you need additional logic? --[[User:Rdm|Rdm]] 12:20, 17 June 2010 (UTC)
:: By "definition", it can be done that way. But note that C impl is sequential, so it is not possible to use as input an output produced later; on the other hand, about Go, it seems it would wait for the input to be available... the problem could be that one input will be not available until the output is generated, and it is not generated since both gates will be awaiting for a value to be set in the connection. What does it happen if a random value (0 or 1) is set preliminarly as output for the NOR gates? Does the simulated latch becomes "bistable" as it happens in reality, or rather it will expose a wrong (to be analysed) behaviour? It is of course implementation specific and can be fixed, but current implementation and in particular my sequential approach to the "description" of the circuit does not help. --[[User:ShinTakezou|ShinTakezou]] 18:23, 17 June 2010 (UTC)
| |||