Empty program: Difference between revisions
Empty program en Verilog
(Empty program en Asymptote) |
(Empty program en Verilog) |
||
Line 1,574:
An empty file is the smallest valid script, but running it does nothing.
<lang verbexx></lang>
=={{header|Verilog}}==
<lang Verilog>module main;
endmodule</lang>
=={{header|VHDL}}==
| |||