Anonymous user
Category:VHDL: Difference between revisions
m
No need for language name in the template, watch those pipes
(langauge stub) |
m (No need for language name in the template, watch those pipes) |
||
| (2 intermediate revisions by one other user not shown) | |||
Line 1:
{{language
|site=http://www.eda.org/vhdl-200x/
|LCT=no
}}
{{Wikipedia}}
VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL is commonly used to write text models that describe a logic circuit. Such a model is processed by a synthesis program only if it is part of the logic design. A simulation program is used to test the logic design using simulation models to represent the logic circuits that interface to the design. This collection of simulation models is commonly called a testbench.
{{stub}}
| |||