Anonymous user
Category:MyHDL: Difference between revisions
no edit summary
No edit summary |
No edit summary |
||
Line 3:
MyHDL is an open source Python package that lets you go from Python to silicon. With MyHDL, you create a Python model of the hardware system, which you can then simulate, and validate, or export to Verilog or VHDL, and take it to a silicon implementation from there.
|